

Computer Lab 1: Model Checking and Logic Synthesis using Spin (lab)



Richard M. Murray Nok Wongpiromsarn Ufuk Topcu California Institute of Technology

EECI 15 May 2012

Outline

- Spin model checker: modeling concurrent systems and describing system requirements in Promela
- Model-checking with Spin
- Logic synthesis with Spin



The Spin Model Checker Gerard J. Holzmann Addison-Wesley, 2003 http://spinroot.com

The process flow of model checking



Efficient model checking tools automate the process: SPIN, nuSMV, TLC,...

Spin Verification Models

System design (behavior specification)

- Promela (Process Meta Language) is a nondeterministic, guarded command language for specifying possible system behavior of a distributed system in Spin
- There are 3 types of objects in Spin verification model
 - asynchronous processes
 - global and local data objects
 - message channels

System requirements (correctness claims)

- default properties
 - absence of system deadlock
 - absence of unreachable code
- assertions
- end-state labels
- acceptance
- progress

- fairness
- never claim
- LTL formulas
 - trace assertions



Running Spin model.pml pan.c system **-**a design (model gcc Spin compiler checking system code) requirements -1 model.trail pan guided negative random interactive (counter-(executable result simulation simulation simulation verifier) example) Typical sequence of commands correctness proof \$ spin -u100 model # non-verbose simulation for 100 steps \$ spin -a model # generate C code for analysis (pan.c) gcc -o pan pan.c # generate executable verifier from pan.c \$ \$./pan -a -N P1 # perform verification of specification P1 \$ spin -t -p model # show error trail

Note: spin -- and ./pan -- list available command-line and un-time options, resp.

Example 1: traffic lights (property verified)



Richard M. Mur**5**ay, Caltech CDS

EECI, May 2012

Promela: <u>Process Modeling Language</u>

```
bit g1, g2; /* light status */
bit alpha1, alpha2, beta1, beta2;
int c = 1;
           /* control state */
active proctype TL1() {
  do
 :: alpha1 -> g1 = 1
 :: beta1 -> q1 = 0
 od
}
active proctype TL2() {
loop2:
 alpha2 -> q2 = 1
 beta2 -> q2 = 0
 qoto loop2
}
active proctype control() {
 do
  :: c == 1 -> alpha1=1; beta1=0; c = 2;
 :: c == 2 -> alpha1=0; beta1=1; c = 3;
  :: c == 3 -> alpha2=1; beta2=0; c = 4;
  :: c == 4 -> alpha2=0; beta2=1; c = 1;
 od
}
ltl P1 { [] <> g1 }
ltl P2 { [] ! (g1 && g2) }
```

Declarations

- Declare global variables (+ initialize)
- Types: bit, int, char, etc + arrays

Processes

- Each process runs independently
- 'active' => process starts immediately
 - Otherwise use 'run' command
- Process = sequence of statements
- Statements = guard or assignment

Control flow

- 'do' loops: non-deterministic execution
- 'goto' statements: jump to location
- guarded commands: 'guard -> rule'

Specifications

- LTL statement to be checked
 - These generate 'never' claims internally to spin (will see later)

Promela Objects: Processes

- A keyword **proctype** is used to declare process behavior
- 2 ways to instantiate a process
 - Add the prefix active to a proctype declaration. The process will be instantiated in the initial system state.
 - Use **run** operator to instantiate a process in any reachable system state



Extra process init needs to be created

Promela Objects: Data Objects

- 2 levels of scope: global and process local
- No intermediate levels of scope
- The default initial value of all data objects is zero
- All objects must be declared before they can first be referenced
- User-defined type can be declared using keyword typedef



Basic Statements

- Assignment
 - valid assignment: c++, c--, c = c+1, c = c-1
 - invalid assignment: ++c, --c
- Expressions
 - must be side effect free
 - the only exception is the run operator, which can have a side effect
- Print: printf("x = %d\n", x)
- Assertion:assert(x+y == z), assert(x <= y)
 - always executable and has no effect on the state of the system when executed
 - can be used to check safety property: Spin reports a error if the expression can evaluate to zero (*false*)



if the right-hand side yields a value outside

the range of c, truncation can result

Rules for Executability

A statement in a Spin model is either executable or blocked

• A statement is executable iff it evaluates to *true* or non-zero integer value



- print statements and assignments are always unconditionally executable
- If a process reaches a point where there is no executable statements left to execute, it simply blocks



EECI, May 2012

Richard M. Murray, Caltech CDS

Nondeterminism

2 levels of nondeterminism

- System level: processes execute concurrently and asynchronously
 - Process scheduling decisions are non-deterministic
 - Statement executions from different processes are arbitrarily interleaved in time
 - Basic statements execute atomically
- Process level: local choice within processes can also be non-deterministic



Control Flow



Nondeterministic Selection and Repetition



do					
::	guard1	->	<pre>stmnt11;</pre>	<pre>stmnt12;</pre>	•••
::	guard2	->	<pre>stmnt21;</pre>	<pre>stmnt22;</pre>	•••
::	•••				
do					

- If at least one guard is executable, the if/do statement is executable
- If more than one guard is executable, one is selected non-deterministically
- If none of the guard statements is executable, the if/do statement blocks
- Any type of basic or compound statement can be used as a guard
- 'if' statement checks once and continues; 'do' statement re-executes code until a break is reached

Defining Correctness Claims

- default properties
 - absence of system deadlock
 - absence of unreachable code
- assertions
 - local process assertions
 - system invariants
- end-state labels
 - define proper termination points of processes
- accept-state labels
 - when looking for acceptance cycles
- progress-state labels
 - when looking for non-progress cycles
- fairness
- never claims
- LTL formulas
- trace assertions

safety

- "nothing bad ever happens"
- properties of reachable states

liveness

- " something good eventually happens"
- properties of infinite sequences of states

Progress and Acceptance

Progress

- Search for reachable non-progress cycles (infinite executions that do *not* pass through any progress state)
- Progress states are specified using progress label
- Enforced by gcc -DNP and pan -1

Acceptance

- Search for acceptance cycles (infinite executions that *do* pass through a specially marked state)
- Acceptance states are specified using <u>accept</u> label
- Enforced by pan -a

```
byte x = 2, y = 2;
active proctype A()
{
    do
    :: x = 3-x
    :: y = 3-y; progress: skip
    od
}
```



a non-progress cycle is an infinite execution sequence that does not pass through any progress state

Fairness

Weak fairness

- If a statement is executable infinitely long, it will eventually be executed
- Process-level weak-fairness can be enforced by run-time option pan -f
 - if a process contains at least one statement that remains executable infinitely long, that process will eventually execute a step
 - does not apply to non-deterministic transition choices within a process

Strong fairness

 If a statement is executable infinitely often, it will eventually be executed

Enforcing fairness increases the cost of verification

- Weak fairness: complexity is linear in the number of active processes
- **Strong fairness**: complexity is quadratic in the number of active processes

```
byte x = 2, y = 2;
active proctype A() {
    do
    :: x = 3-x
    od
  }
active proctype B() {
    do
    :: y = 3-y; progress: skip
    od
  }
```



Never Claims

Define an observer process that executes synchronously with the system

- Intended to monitor system behavior; do not contribute to system behavior
- Can be either deterministic or non-deterministic
- Contain only side-effect free expressions
- Abort when they block
- Reports a violation when
 - closing curly brace of never claim is reached
 - an acceptance cycle is found (infinite execution passing through accept label)

Typically used to enforce LTL property

- Old style: spin -f '!spec' generates never claim
- New style: use ltl label { spec }
- Make sure to run pan -a when you have never claims

Example: []<>g1

• To make sure this is *always* true, need to make sure that !spec is *never* true (same inversion as usual)

spin -f '! []<>g1'

```
never { /* ! []<>g1 */
T0_init:
    if
    :: (! ((g1))) -> goto accept_S4
    :: (1) -> goto T0_init
    fi;
accept_S4:
    if
    :: (! ((g1))) -> goto accept_S4
    fi;
}
```



EECI, May 2012

Exercise 1: traffic lights



Richard M. Mun**r?**y, Caltech CDS

EECI, May 2012

Exercise 2: modified traffic lights

System *TS*: composition of two traffic lights and a modified controller



Specification P_2 : "The first light is infinitely often green."





Property verified: $TS \models P_2$

Construct a new Promela model and verify P1, P2, P3

EECI, May 2012

Richard M. Mur**20**y, Caltech CDS

Exercise 3: Traffic Light Controller



Distributed traffic controller

- TL1: traffic light one, accepts on/off commands
- TL2: same for second light
- Control: send a sequence of commands

Approach

- Model commands to lights using global variables
- Use a finite state machine to implement controller

Check multiple properties

- Both lights turn green infinitely often
- It is never true that both lights are green at the same time

Exercise 4: Controller Synthesis





 $\Phi = \Box \neg (g_1 \land g_2) \land \Box \Diamond g_1 \land \Box \Diamond g_2$

$\bigvee \mathcal{L}_{\omega}(\mathcal{A}) = Words(\Phi)$



bool g1 = 0, g2 = 0; active proctype TL1() { do :: atomic{ g1 == 0 -> g1 = 1} :: atomic{ g1 == 1 -> g1 = 0 } od } active proctype TL2() { do :: atomic{ g2 == 0 -> g2 = 1} :: atomic{ g2 == 1 -> g2 = 0 } od }

```
never {
TO_init:
   if
   :: (!g1) || (!g2) -> goto TO_init
   :: (g1 && !g2) -> goto T1_S1
  fi:
T1_S1:
  if
   :: (!g1) || (!g2) -> goto T1_S1
   :: (!g1 && g2) -> goto accept_S1
  fi:
accept_S1:
   if
   :: (!g1) || (!g2) -> goto TO_init
   :: (g1 && !g2) -> goto T1_S1
  fi;
```

Exercise 5: Farmer Puzzle

A farmer wants to cross a river in a little boat with a wolf, a goat and a cabbage. Constraints:

- The boat is only big enough to carry the farmer plus one other animal or object.
- The wolf will eat the goat if the farmer is not present.
- The goat will eat the cabbage if the farmer is not present.

How can the farmer get all both animals and the cabbage safely across the river?



$$\Phi = \Diamond (f = w = g = c = 1) \land$$

$$\Box (w \neq g \lor f = g) \land$$

$$\Box (g \neq c \lor f = g)$$

$$\int \mathcal{L}_{\omega}(\mathcal{A}) = Words(\Phi)$$

$$(f = w = g = c = 1) \land$$

$$(w \neq g \land g \neq c) \lor f = g$$

$$(f = w = g = c = 1) \land$$

$$(w \neq g \land g \neq c) \lor f = g)$$

$$(w \neq g \land g \neq c) \lor f = g$$

Exercise 6: Alice Actuation Interface (adrive) Logic



Desired properties

- If *Estop Disable* is received, gcdrive state will be *Disabled* and acceleration will be 'full brake' forever
- *Estop Paused*: if not disabled, gcdrive will eventually enter *Paused* state and acceleration will be 'full brake' (not forever)
- Estop Run: if not Disabled, gcdrive will eventually be Running or Resuming (or receive another pause or disable command)
- If *Resuming*, eventually *Running* (or receive another pause or disable)
- If current mode is *Disabled, Paused, Resuming* or *Shifting*, full brake is commanded
- After receiving an *Estop Pause*, vehicle may resume operation 5 seconds after run is received (suffices to show that we transition from *Resuming* to *Running* via *Timeout*)

Project: verify correctness using SPIN model checker and message channels



Planner Traffic Planner Path Planner Y Actuation Interface Vehicle

Mission

Exercise 7: Robot Motion Planning



The robot starts from cell C_{21} .

Compute a trajectory for a robot to visit cell C_8 , then C_1 and then cover C_{10} , C_{17} and C_{25} while avoiding obstacles C_2 , C_{14} , C_{18} .

Physical constraints:

• The robot can only move to an adjacent cell



$$\Phi = \Diamond (C_8 \land \Diamond (C_1 \land \Diamond C_{10} \land \Diamond C_{17} \land \Diamond C_{25})) \land$$
$$\Box \neg (C_2 \lor C_{14} \lor C_{18})$$

Example: frog puzzle

Find a way to send all the yellow frogs to the right hand side of the pond and send all the red frogs to the left hand side.

Constraints:

- Frogs can only jump in the direction they are facing.
- Frogs can either jump one rock forward if the next rock is empty or they can jump over a frog if the next rock has a frog on it and the rock after it is empty.



http://www.hellam.net/maths2000/frogs.html

Solving the frog puzzle as logic synthesis

- Rock *i* is not occupied or occupied $r_i \in \{0, 1\}$
- State of frog *i*: $s(F_i) \in \{s_0, s_1 \dots, s_6\}$
- Transition system of frog *i*: F_i
- Overall system model: $P = F_1 \parallel F_2 \parallel \cdots \parallel F_6$





 $\Phi = \Diamond \big(s(F_1), s(F_2), s(F_3) \in \{s_4, s_5, s_6\} \land s(F_4), s(F_5), s(F_6) \in \{s_0, s_1, s_2\} \big)$

true
$$q0 \xrightarrow{p} q1$$
 true

$$p \triangleq (s(F_1), s(F_2), s(F_3) \in \{s_4, s_5, s_6\} \land s(F_4), s(F_5), s(F_6) \in \{s_0, s_1, s_2\})$$

EECI, May 2012

Richard M. Murray, Caltech CDS